

# 深圳市美达微电子科技有限公司 MDV9927 Low-Voltage H-Bridge Driver

# ■ PRODUCT DESCRIPTION

The MDV9927provides an integrated motor driver solution for cameras, consumer products, toys, and other low-voltage or battery-powered motion control applications.

The device can drive one dc motor or other devices like solenoids. The output driver block consists of N-channel power MOSFETs configured as an H-bridge to drive the motor winding. An internal charge pump generates needed gate drive voltages.

The MDV9927can supply up to 1.8A of output current. It operates on a motor power supply voltage from 0 to 12 V, and a device power supply voltage of 1.8 V to 7 V.

The MDV9927 device has a PWM (IN1-IN2) input interface. It is compatible with industry-standard devices.

Internal shutdown functions are provided for overcurrent protection, short-circuit protection, undervoltage lockout, and overtemperature.


#### APPLICATIONS:

- Cameras
- DSLR Lenses
- Medical Device
- · Robotics, Toys
- Consumer Products

#### **■** FEATURES:

- H-Bridge Motor Driver
  - > Drives a DC Motor or Other Loads
  - > Low MOSFET On-Resistance: HS + LS 500 mΩ
- 1.8 A Maximum Drive Current
- · Separate Motor and Logic Supply Pins
  - Motor VM: 0 to 12 V
  - Logic VCC: 1.8 to 7 V
- PWM Interface
  - PWM, IN1 and IN2
- Low-Power Sleep Mode With 120-nA Maximum Sleep Current
  - > nSLEEP pin
- · Small Package and Footprint
  - > 8-Pin DFN With Thermal Pad
  - > 2.0 × 2.0 mm
- · Protection Features
  - VCC Undervoltage Lockout (UVLO)
  - Overcurrent Protection (OCP)
  - Thermal Shutdown (TSD)

#### **■ TYPICAL APPLICATION CIRCUIT:**




MDV9927 Simplified Diagram

# **■** PIN CONFIGURATION (TOP VIEW):

#### DFN2\*2 8-Pin with Thermal Pad





# ■ PIN DESCRIPTION:

| NAME   | SOIC-8 | DESCRIPTION   |
|--------|--------|---|
| VM     | 1      | Motor power supply Bypass this pin to the GND pin with a 0.1 µF ceramic capacitor rated for VM.   |
| OUT1   | 2      | Motor output  |
| OUT2   | 3      | Connect these pins to the motor winding.  |
| GND    | 4      | Device ground This pin must be connected to ground.   |
| IN2    | 5      | IN2 input See the Detailed Description section for more information.  |
| IN1    | 6      | IN1 input See the Detailed Description section for more information.  |
| nSLEEP | 7      | Sleep mode input When this pin is in logic low, the device enters low-power sleep mode. The device operates normally when this pin is logic high. Internal pulldown |
| VCC    | 8      | Connect to Logic power supply Bypass this pin to the GND pin with a 0.1 µF ceramic capacitor rated for VCC.   |

# ■ Absolute Maximum Ratings:

(Unless otherwise indicated: T<sub>a</sub>=25°C)

| PARAMETER                      | SYMBOL           | RATINGS            | UNIT |
|--------------------------------|------------------|--------------------|------|
| Motor power-supply voltage     | VM               | -0.3 ~ 18          |      |
| Logic power-supply voltage     | VCC              | -0.3 ~ 7           | V    |
| Control pin voltage            | IN1, IN2, nSLEEP | -0.3 ~ 7           |      |
| Peak drive current             | OUT1, OUT2       | Internally limited | Α    |
| Human body model (HBM)         | V (ESD)          | ±4000              | ٧    |
| Operating virtual junction tem | -40 ~ 150        | Ĵ                  |      |
| Storage temperature,           | -60 ~ 150        |                    |      |

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device

# **■** Recommended Operating Conditions

(Unless otherwise indicated: Ta=25°C)

| PARAMETER                        | SYMBOL             | RATINGS  | UNIT |
|----------------------------------|--------------------|----------|------|
| Motor power-supply voltage       | VM                 | 0 ~ 12   |      |
| Logic power-supply voltage       | VCC                | 1.8 ~ 7  | V    |
| Logic level input voltage        | V <sub>LOGIC</sub> | 0 ~ 5.5  |      |
| Motor peak current               | I <sub>OUT</sub>   | 0 ~ 1.8  | Α    |
| Externally applied PWM frequency | f <sub>PWM</sub>   | 0 ~ 250  | kHZ  |
| Operating ambient temperature    | T <sub>A</sub>     | -40 ~ 85 | °C   |

V 1.1 2 / 11 2020.07.28


#### ■ ELECTRICAL CHARACTERISTICS:

 $T_A = 25$ °C, over recommended operating conditions unless otherwise noted.

| PARAMETER                                 | SYMBOL             | TEST CONDITIONS  | MIN.       | TYP.       | MAX.      | UNIT |
|---|--------------------|--|------------|------------|-----------|------|
| POWER SUPPLIES (VM, VCC)                  |                    |  |            |            |           |      |
| VM operating voltage                      | VM                 |  | 0          |            | 12        | V    |
| VM operating supply current               | Ivм                | VM = 5 V; VCC = 3 V;<br>No PWM   |            | 30         | 100       | μA   |
| 7 3 117                                   |                    | VM = 5 V; VCC = 3 V;<br>50 kHz PWM                                     |            | 0.45       | 1.5       | mA   |
| VM sleep mode supply current              | I <sub>VMQ</sub>   | VM = 5 V; VCC = 3 V;<br>nSLEEP = 0                                     |            | 30         | 90        | nA   |
| VCC operating voltage                     | VCC                |  | 1.8        |            | 7         | V    |
| VCC operating supply current              | lvcc               | VM = 5 V; VCC = 3 V;<br>No PWM<br>VM = 5 V; VCC = 3 V;                 |            | 0.23       | 0.5       | mA   |
| , , ,                                     |                    | 50 kHz PWM   |            | 0.45       | 1.5       | mA   |
| VCC sleep mode supply current             | Ivccq              | VM = 5 V; VCC = 3 V;<br>nSLEEP = 0                                     |            | 15         | 30        | nA   |
| CONTROL INPUTS (IN1, IN2, nS              | LEEP)              |  |            |            |           |      |
| Input logic-low voltage falling threshold | V <sub>IL</sub>    |  | 0.25 × VCC | 0.38 × VCC |           |      |
| Input logic-high voltage rising threshold | ViH                |  |            | 0.46 × VCC | 0.5 × VCC | V    |
| Input logic hysteresis                    | V <sub>HYS</sub>   |  |            | 0.08 × VCC |           |      |
| Input logic low current                   | I⊫                 | V <sub>IN</sub> = 0 V  | -5         |            | 5         |      |
| Input logic high current                  | Іін                | V <sub>IN</sub> = 3.3 V, IN1 or IN2 pin                                |            | 60         |           | μA   |
| pat.iegie ingil etineni                   |                    | V <sub>IN</sub> = 3.3 V, nSLEEP<br>pin                                 |            | 50         |           |      |
| Pulldown resistance                       | R <sub>PD</sub>    |  |            | 100        |           | kΩ   |
| MOTOR DRIVER OUTPUTS (OU                  | T1, OUT2)          |  |            |            |           |      |
| HS + LS FET on-resistance                 |                    | VM = 5 V; VCC = 3 V;<br>I <sub>O</sub> = 800 mA; T <sub>J</sub> = 25°C |            | 500        |           | mΩ   |
| Off-state leakage current                 |                    | V <sub>OUT</sub> = 0 V   | -200       |            | 200       | nA   |
| PROTECTION CIRCUITS                       |                    |  |            |            |           |      |
| VCC undervoltage lockout                  | Vuvlo              | VCC falling  |            |            | 1.7       | V    |
| - CO anaon romago noomous                 | 10020              | VCC rising   |            |            | 1.8       |      |
| Overcurrent protection trip level         | I <sub>OCP</sub>   |  | 1.9        |            | 3.5       | Α    |
| Overcurrent deglitch time                 | t <sub>DEG</sub>   |  |            | 1          |           | μs   |
| Overcurrent deglitch time                 | T <sub>RETRY</sub> |  |            | 1          |           | ms   |
| Thermal shutdown temperature              | t <sub>TSD</sub>   | Die temperature T <sub>J</sub>   |            | 170        |           | °C   |

# ■ Timing Requirements

| PARAMETER                         | SYMBOL         | MIN. | MAX. | UNIT |
|-----------------------------------|----------------|------|------|------|
| Output enable time                | t <sub>1</sub> |      | 300  | ns   |
| Output disable time               | t <sub>2</sub> |      | 300  | ns   |
| Delay time, INx high to OUTx high | t <sub>3</sub> |      | 160  | ns   |
| Delay time, INx low to OUTx low   | t <sub>4</sub> |      | 160  | ns   |
| Output rise time                  | t <sub>5</sub> | 30   | 188  | ns   |
| Output fall time                  | t <sub>6</sub> | 30   | 188  | ns   |







Figure 1. Input and Output Timing for MDV9927

#### **■ TYPICAL PERFORMANCE CHARACTERISTICS(CONTINUTED):**







Figure 2. IVMQ vs TA

Figure 3. Ivccq vs TA






Figure 4. I<sub>VM</sub> vs T<sub>A</sub> (50-kHz PWM)

Figure 5. I<sub>VCC</sub> vs T<sub>A</sub> (50-kHz PWM)




Figure 6. HS + LS r<sub>DS (ON)</sub> vs T<sub>A</sub>

# ■ Functional Block Diagram




Figure 7 MDV9927 Functional Block Diagram

#### Detailed Description

#### 1) Overview

The MDV9927 devices is an H-bridge driver that can drive one dc motor or other devices like solenoids. The outputs are controlled using either a PWM interface (IN1 and IN2) on the MDV9927 device. A low-power sleep mode is included, which can be enabled using the nSLEEP pin.

These devices greatly reduce the component count of motor driver systems by integrating the necessary driver FETs and FET control circuitry into a single device. In addition, the MDV9927 devices adds protection features beyond traditional discrete implementations: undervoltage lockout, overcurrent protection, and thermal shutdown.

#### 1) Bridge Control

The MDV9927 device is controlled using a PWM input interface, also called an IN-IN interface. Each output is controlled by a corresponding input pin.

The Table 1 shows the logic for the MDV9927device.

nSLEEP IN<sub>1</sub> IN2 OUT1 OUT2 **FUNCTION (DC MOTOR)** Χ Ζ 0 Х Ζ Coast 0 0 Z 1 Ζ Coast 1 0 L 1 Н Reverse 1 1 0 Н L Forward 1 1 L L Brake 1

Table 1.MDV9927 Device Logic

#### 2) Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the MDV9927 devices enters a low-power sleep mode. In this state, all unnecessary internal circuitry is powered down.

#### 3) Power Supplies and Input Pins

The input pins can be driven within the recommended operating conditions with or without the VCC, VM, or both power supplies present. No leakage current path will exist to the supply. Each input pin has a weak pulldown resistor (approximately  $100 \text{ k}\Omega$ ) to ground.

The VCC and VM supplies can be applied and removed in any order. When the VCC supply is removed, the device enters a low-power state and draws very little current from the VM supply. The VCC and VM pins can be connected if the supply voltage is between 1.8 and 7 V.

The VM voltage supply does not have any undervoltage-lockout protection (UVLO) so if VCC > 1.8 V; the internal device logic remains active, which means that the VM pin voltage can drop to 0 V. However, the load cannot be sufficiently driven at low VM voltages.

#### 4) Protection Circuits

The MDV9927 devices is fully protected against VCC undervoltage, overcurrent, and overtemperature events.

#### 5) VCC Undervoltage Lockout

If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge are disabled. Operation resumes when the VCC pin voltage rises above the UVLO threshold.

#### 6) Overcurrent Protection (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than  $t_{DEG}$ , all FETs in the H-bridge are disabled. Operation resumes automatically after t RETRY has elapsed. Overcurrent conditions are detected on both the high-side and low-side FETs. A short to the VM pin, GND, or from the OUT1 pin to the OUT2 pin results in an overcurrent condition.

#### 7) Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature falls to a safe level, operation automatically resumes.

| FAULT                   | CONDITION                      | H-BRIDGE | RECOVERY                   |
|-------------------------|--------------------------------|----------|----------------------------|
| VCC undervoltage (UVLO) | VCC < 1.7 V                    | Disabled | VCC > 1.8 V                |
| Overcurrent (OCP)       | I <sub>OUT</sub> > 1.9 A (MIN) | Disabled | t <sub>RETRY</sub> elapses |
| Thermal Shutdown (TSD)  | T <sub>J</sub> > 150°C (MIN)   | Disabled | TJ < 150°C                 |

Table 2. Fault Behavior

# ■ Application and Implementation

#### 1) Application Information

The MDV9927 is used to drive one dc motor or other devices like solenoids. The following design procedure can be used to configure the MDV9927.




Figure 8. Typical Application of MDV9927

#### 2) Power Supply Recommendations

Having appropriate local bulk capacitance is an important factor in motor-drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantage are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power-supply capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless dc, stepper)
- The motor braking method

The inductance between the power supply and motor drive system limits the rate at which current can change from the

V 1.1 8 / 11 2020.07.28

power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate size of bulk capacitor.




Figure 8. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply

#### 3) Detailed Design Procedure


The appropriate motor voltage depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed dc motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

When entering sleep mode, The device recommends setting all inputs as a logic low to minimize system power.


# **Ordering Information**

| Ordering Name       | Package   | Marking       | Packing quantity |               |
|---------------------|-----------|---------------|------------------|---------------|
| MDØ927ESF4          | SOP8      | <b>1</b> 9927 | 4000/Tape & Reel | All packages  |
| MD <b>9</b> 927EWF3 | DFN2*2-8L | <b>№</b> 9927 | 3000/Tape & Reel | are lead-free |

#### PACKAGING INFORMATION:



# PACKAGING INFORMATION (Continued):



For the newest datasheet, please see the website:

Version V1.1: 20200728